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Jesper Steensgaard 
The Technical University of Denmark 
Department of Information Technology 
DK-2800, Lyngby, Deninark 
ABSTRACT 
A simple but accurate pseudo-passive mismatch-shaping D/A con- 
verter is described. A digital state machine is used to control 
the switching sequence of a symmetric two-capacitor network that 
performs the D/A conversion. The error caused by capacitor mis- 
match is uncorrelated with the input signal and lhas only little power 
in the signal band. The system has been simulated assuming a 
0.1% capacitor mismatch, and the achieved SNDR performance 
was 100 dB for an oversampling ratio of 7. 
1. INTRODUCTION 
curate matching of electrical parameters. 
Error-shaping DACs have become popular because they fa- 
di la te  linear D/A conversion despite the mismatch of electrical 
parameters [l-31. In this way, expensive laser trimming and elab- 
oral e background-calibration techniques can be avoided. 
Portable equipment requires the power consumption be low, 
and pseudo-passive DACs are potentially well suited for such ap- 
plications. A pseudo-passive DAC containing only two capacitors, 
a reference voltage source, and a few switches (Fig. 1) was de- 
scribed by Suarez et al. [4]. It functions by repeatedly charging C1 
to Kef or 0 depending on the incoming bits z(n ,  k )  and shanng the 
charge between C1 and C2. It requires N clock cycles to convert 
an N-bit digital word z(n) into an analog voltage y ( n ) .  A ma- 
jor disadvantage of this circuit is that its linearity is limited by the 
matching of the two capacitors, which is typically no better than 
10 lo 11-bit accurate. Several recent papers [ 5 , 6 ]  discuss methods 
for reducing this nonlineanty, but the algonthnis described in them 
require very complex logic and introduce new practical problems 
associated with the precise addition of the analog outputs. This pa- 
per will discuss simpler techniques by which the DAC errors can 
be reduced by error cancellation and/or mismatch shaping [7] .  
2. DAC ERROR ANALYSIS 
The following analysis refers to the DAC shown in Fig. 1. Define 
w ( n ,  k) as the voltage across C1 and CZ in the k-th clock phase 
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Figure 1: Basic two-capacitor DAC proiposed by Suarez et al. 
cP2. Each D/A conversion is initiated by a reset phase areset, thus 
v(n ,  0) = 0 for all n. 
Just before the k-th clock phase cP2, capacitor Cz will have 
the voltage v(n, k - l), and capacitor CI1 will have the voltage 
z(n, k)Vref. During clock phase *2, charge sharing yields the 
following relation 
z (n ,  k)Vref + -- Cz v ( n , k -  c1 + Cz 
C1 w ( n , k )  = ___ 
C1 + cz 
By introducing the mismatch parameter 
c11 - Cl2 6 =  c11 + c12 
eqn. (1) can be brought to the form 
l + S  1 - 6  
~ ( n ,  k)V,ef + ~ ( n ,  F; - 1) 
2 
w(n ,k )  = -2(n, k)V,,f + 7 4 %  k - 1) 
- 
6 
2 
+- [ ~ ( n ,  k)Vref - ~ ( n ,  k - l)] ( 3 )  
The first term in eqn. (3) represents the ideal operation 
N 
yideaI(n) = videal(n, N )  = Vref z(n., k)2"-N-1 = Vrefz(7L) 
k = l  
(4) 
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The second term represents the error caused by capacitor mis- 
match. For all practical purposes, it is sufficient to consider only 
the first-order errors', in which case 6v(n, k - 1) can be approx- 
imated by 6Kef ~ ( n , j ) 2 j - ~ .  This leads to the following 
evaluation of the error signal 
e ( n )  = Y(n) - Yideal(n) 
N k - 1  
k = l  
Notice that the main sum in eqn. (5)  is a function of z(n) only, i.e., 
e ( n )  contains the harmonics of z(n). The total harmonic distor- 
tion (THD) can, in principle, be calculated analytically except for 
the unknown parameter 6, to which the THD is proportional. Be- 
cause an analytical expression will provide hardly any valuable in- 
sight, the THD performance was evaluated on the basis of simula- 
tions. It was found that, for a full-scale sinusoid input, the THD is 
approximately (-5 + 20 log,, 161) dB. Unfortunately, even when 
using the best known layout techniques, 6 cannot be made much 
smaller than 0.1%, corresponding to only about 11-bit linearity. 
3. MISMATCH-SHAPING DAC 
The DAC's signal-band performance can be improved dramati- 
cally by using mismatch shaping. To obtain this behavior, the error 
signal e ( n )  must be made uncorrelated with z(n)  (i.e., e ( n )  must 
be a pseudo-noise signal), and its spectral power density must be 
suppressed in the signal band. 
In most mismatch-shaping DACs the error signal is controlled 
by interchanging nominally identical components. For the two- 
capacitor DAC, the only degree of freedom is the choice of which 
capacitor (Clor Ca) is charged in clock phases @ I .  A new choice 
can be made in every clock cycle. In the following, t(n,  IC) = 1 
will represent the condition that C 1  is charged in the k-th clock 
cycle of the n-th sample, whereas t(n, k )  = -1 will represent 
that G2 is charged instead. 
By revisiting eqns. (1-5), it is found that the error signal can 
be calculated from 
N 
e(n) = 6Kef t(n, k)b(n,  k)2'pN-' 
= 6Vref q n )  (6) 
k = l  
where 
k - 1  
b(n ,  k )  = z(n,  k )  - z(n,  j p - k  (7) 
3 = 1  
Notice that e(n) is proportional to 
N 
?(n) = Ct(n, k)b(n ,  k)2"-N-' (8) 
and hence that the error signal's spectral composition can be con- 
trolled without knowing the actual capacitor mismatch 6. In other 
words, the task is to choose t (n ,  IC) such that the spectral composi- 
tion of ?(n) is of the desired form. A very simple error-canceling 
DAC will be discussed first. 
k = l  
'In other words, the terms that contain a coefficient 6P, where p > 1, 
may be neglected. 
3.1. Error-Canceling DAC 
From eqn. (7) it can be observed that the coefficients b(n, j ) ,  j E 
{ 1 ,2 ,3 ,  . . . , N }  are functions of the digital word z(n)  only. Eqn. 
(6) shows that, for a fixed z(n),  the polarity of qn)  can be alter- 
nated by inverting t(n, k ) ,  Vk.  Hence, if z(n) is DIA converted 
twice using opposite but otherwise arbitrary values for t(n, k )  in 
the two conversions, the two generated analog voltages y,(n) and 
y b ( n )  will include errors e,(n) and eb(n) of the same magnitude, 
but of opposite polarity. By adding or averaging y,(n) and yb(n), 
the result will be a first-order error-free D/A conversion. 
Active circuitry will be required to add y,(n) and yb(n), but 
scaled averaging can be implemented passively as shown in Fig. 2. 
For simplicity, t(n, k )  = 1,Vk in the first conversion +, and 
consequently t(n, k )  = -1, V k  in the second conversion @*. It 
can be shown that, despite mismatch of the nominally identical 
averaging capacitors c, and cb, only second- and higher-order 
mismatch errors 6 p , p  > 1, will affect y(n). 
@read n n n 
@a 
@ b  
QY 
Figure 2: Error-canceling D/A converter that requires 2N clock 
cycles for the D/A conversion of a N-bit digital word a(n) .  
The main disadvantage of the described error-canceling DAC 
is that 2N clock cycles are required for the D/A conversion of an 
N-bit digital word z(n) .  If bandwidth is a problem, z (n)  can be 
interpolated to (say) N / 2  bits of resolution using a low oversam- 
pling ratio of (say) 10 [8]. Notice that, to simplify the reconstruc- 
tion filter processing y(n) ,  this degree of oversampling is generally 
required anyway. 
The performance of the proposed system, using AX interpo- 
lation, is equivalent to that of a mismatch-shaping DAC, although 
the filtered pseudo-noise error signal is caused by the interpolation 
rather than capacitor mismatch. 
3.2. Mismatch-Shaping Switching 
The operation of the two-capacitor DAC can be made mismatch- 
shaping by choosing t(n, k )  appropriately in each clock cycle. An 
advantage of this approach, compared to the error-canceling ap- 
proach, is that the two averaging capacitors c, and c b  can be 
omitted and that only N clock cycles are required for the conver- 
sion of an N-bit word z(n). The objective is to choose t(n, k )  
such that 2(n) from eqn. (8) has the desired spectral composition. 
Eqn. (7) shows that the coefficients b(n ,  k )  are functions of 
z(n)  only, and that Ib(n, k ) /  5 1. Eqn. (8) shows that the set of 
values E[z(n)] that Z(n) can attain using all possible combinations 
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of t(n, k )  depends only, but strongly, on the coefficients b(n ,  k ) ,  
i.e., on ~ ( n ) ' .  Because Ib(n,k)l 5 1 andJt(n,k)l = 1, and 
because the b(n, k ) t (n ,  k )  are scaled by 2k- , it follows that the 
values in &[z(n)] will be affected mainly by the most significant 
bits of z(n). 
0 4 8 1 2  0 4 8 1 2  0 4 8 1 2  1 0 4 8 1 2  
4 t(n, IC) b 
wired read-only memories (a gate array). The LSBs of t(n), i.e., 
t(n, k )  fork E,  { 1 , 2 , .  . . , N-4) are chosen of the same/opposite 
polarity as that of the respective b(n ,  k)i coefficients, such that 
E:.: t(n, k)b(n,  k )  will have the same ]polarity as that of E* (n). 
This can be implemented by performing, exclusive-NOR opera- 
tions on z(n,  k )  and the sign bit of € * ( R I )  (which is assumed to 
be logic 1 when E* (n)  is positive). 
x ( n )  = 0001 
x ( n )  = 1110 
-1 0 1 
s(n) = 0101 
11 o ( n )  = 1010 
z ( n )  = 0010 
a(.) = 1101 
OLK 
-1 - 
-1 0 1 
2 ( " )  = 0110 
11 5 ( R )  = 1001 
s ( n )  = 0011 
x(n) = 1100 
-1 0 1 
z ( n )  = 0111 
'I z(n) = 1000 
- 
7 E*(n) -- 
Figure 3: F(n) as a function of the 4 MSBs of z(n)  and t (n)  
Fig. 3 shows the attainable values of qn)  for all combinations 
of z (n)  and t(n, k )  when represented with 4-bit accuracy. Eqn. (8) 
was approximated by a summation from k = N - 3 to k = N ,  and 
in eqn. (7) z (n)  was approximated by xxxxlO000.. . . The hor- 
izontal axes represent the binary value of the 4 MSBs of t(n, IC). 
The sets &[z(n)] are found by projecting these values onto the 
vertical axes. Clearly, 2(n) is a highly nonlinear function of z (n)  
and t(n, IC). The important point is, however, that the function is 
entirely numerical and independent of the capacitor mismatch 6. 
Hence, F(n) can be controlled by choosing the sequence t(n, k )  
according to the present value z (n)  and the desired value E* (n)  of 
F( n) . 
Bitwise Ex-NOR 
N - 4  Signof e* (n )  
LSBs ,- 1) 
I I 
t 
ROM 
4 E* (n)  MSBs p I 
(Hard-Wired) MSB 
h Discard 
Figure 4: Sign selector choosing t(n,  k )  such that 2(n) will attain 
a value close to E* (n). 
Fig. 4 shows how the control system, which will be called a 
sign selector, can be implemented. The four MSBs of t(n), i.e., 
t(n, IC) for k E, { N  - 3, N - 2, N - 1, N }  are selected on the 
basis of Fig. 3 as the code that yields the value of Z(n) which is 
the closest to E* (n)  truncated to 4-bit representation. This opera- 
tion can, for example, be implemented by four small 4x4 bit hard- 
*This property is shared by single-bit AX modulators, where &[z(n)] 
is a set of only two values: ~ ( n )  - 1 and z(n) + 1. For the two-capacitor 
DAC, however, &[z(n)] may contain as many as 2N elements grouped in 
pairs of equal value but opposite polarity. 
Figure 5: Control characteristic of qn)  as a function of E* (n) .  
Fig. 5 shows the sign selector's control characteristic, i.e., the 
relation between E* (n)  and F(n), when thre sign selector is imple- 
mented as shown in Fig. 4. Clearly, the ccntrollability of qn)  and 
the control characteristic's linearity depends on the digital input 
word z(n);  this reflects the composition of &[z(n)].  The control- 
lability of F(n) is, however, much better ithan that of a traditional 
single-bit AX modulator (Fig 6) where ?(n) can attain only two 
values z (n)  - 1 and z(n)  + 1, neither of which necessarily will 
be close to e* (n). 
Figure 6: AX modulator showing the equivalents of F(n) and 
E* (n). 
Fig. 7 shows a block diagram of the clverall DAC system. The 
AX modulator can be implemented using serial logic because it is 
clocked only once for each new sample z(n).  
Parallel-U-srnal fOnYrRl"" - l  
Figure 7: Mismatch-shaping two-capacitor DAC system. 
The sign selector, shown in Fig. 4, can be simplified by reduc- 
ing the ROM's resolution, but the corresponding control charac- 
teristic will typically be less linear. In the extreme case, the ROM 
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may be entirely omitted, and then the control characteristic will 
resemble that of a single-bit delta-sigma modulator. The linearity 
required of the control characteristic depends on how aggressively 
the loop filter H ( z )  is designed. If the control characteristic is very 
nonlinear the maximum gain NTF,,, of the noise transfer func- 
tion’s NTF(z) = 1/(1 + H ( z ) )  should be less than (say) 1.5 [l]. 
However, if the control characteristic is fairly linear, NTF,,, may 
be chosen larger, and the signal-band suppression of g(n) will be 
improved [8]. 
The loop filter H ( z )  need not be of high order because the 
Nyquist-band error power is low (in the order of -60 dB). Con- 
sidering that the control characteristic is always quite nonlinear 
for low-level inputs, i.e., when the MSBs of ~ ( n )  is “1000” or 
“0111,” it makes good sense to use a simple (second-order) loop 
filter because it always will be stable3. 
0 
-50 
-100 M lo-‘ 
0 
-50 
-100 
Figure 8: Simulated (FFT) performance of the DAC without (a) 
and with (b) mismatch shaping using a second-order loop filter 
H ( z ) .  
Fig. 8 shows the simulated performance when the relative ca- 
pacitor mismatch was 0.1%. The peak-to-peak value of y ( n )  was 
0.71Vr,f, which is defined as 0 dB. Fig. 8a shows the performance 
of the basic DAC shown in Fig. 1. Harmonic spurs are observed; 
the THD performance is approximately -71 dB. Fig. 8b shows 
the performance of the mismatch-shaping DAC shown in Fig. 7, 
for which NTF(z) = 1 - 1.912-1 + zP2 and a small amount of 
dither was added to E* (n) to prevent idle tones. Harmonic spurs 
are not observed, and the mismatch-shaping property is observed. 
The error signal’s signal-band power is shown as the dashed line; 
the performance is better than 100 dB even for oversampling ratios 
as low as 7. 
4. CONCLUSIONS 
The discussed pseudo-passive two-capacitor DAC structure is suit- 
able for portable applications because it uses only little dc power. 
The serial operation limits the bandwidth, but it is wide enough for 
audio application, for example. Two techniques were proposed to 
avoid the harmonic distortion caused by capacitor mismatch. The 
error-canceling DAC, shown in Fig. 2, is simple to implement and 
will yield a very good performance. The bandwidth-to-power ra- 
tio, however, is cut in half because each digital word is converted 
twice. 
To avoid very complex reconstruction filters, most DACs will 
convert somewhat oversampled signals. Even if the oversampling 
ratio is as low as 7 to 10, 100 dB signal-band performance can be 
obtained when using the mismatch-shaping DAC shown in Fig. 7. 
It requires more digital circuitry, but even so, the overall power 
consumption may be lower than that of the error-canceling DAC. 
If the loop filter is of low order, the control characteristic may be 
quite nonlinear and the sign selector can be made very simple. The 
operation is based on a mathematical estimate of the capacitor mis- 
match error that is accurate to a first-order approximation. Other 
higher-order errors not accounted for are essentially negligible. 
Although not discussed in this paper, the two-capacitor DAC 
can be made insensitive to charge-injection and clock-feedthrough 
errors [9]. 
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